



In a FPGA the logic functions are implemented in Look up tables (LUT) RAM memory cells

↳ will be explained in P5

Each output is implemented using a LUT