



*It is expected a longer propagation delay*



*Each logic cell generates a specific function*



*But it is better to run a gate-level simulation to measure propagation delays*