



# CSD – Chapter 2.

## Designing synchronous sequential circuits in VHDL (Concept map)

Specifications and user point of view




Design plans using VHDL flow: engineer's job and point of view



**Design plans (continuation) →**

Remember that each plan becomes an EDA project producing different circuit synthesis (RTL) and technology schematics  
 → CPLD, FPGA chips resources used (logic elements, registers, etc.)

**How to design it?  
 (using VHDL tools)**



- State encoding and number of *D\_FF* registers.
- Draw the state register based on *D\_FF*.
- CC2 truth table and flowchart (behavioural interpretation of the combinational circuit)
- CC1 truth table and flowchart (behavioural interpretation of the combinational circuit)
- How to invent a schematic composed of multiple components, signals and logic?
- How many VHDL files the project will include?
- What is the project location?

**Development** using hardware EDA tools for transforming our ideas (by means of VHDL files) into real-world and usable circuits

