



EX3 a dedicated processor / advanced digital system  
 a control circuit for a digital system / digital processor (data/signal)

A serial adder



It will be planned for 4 bit operations, but can be easily inferred that it is enhanced in a simple way to perform binary additions for larger numbers

General architecture





This is the "brain"  
the control unit to "sequence"  
 the operation's algorithm  
 by means of a state diagram  
 or a minoprogram

Here the "information"  
 "data" is processed  
 (operated)  
 => Datapath

## 2. Planning


Let's design firstly the datapath component, and secondly the control unit




— Status signal  
 — Control signal

- \* Resources: 1) 1, 4 or 5-bit data and shift registers (can we use all the time the same?) ✓ Yes!
- 2) one bit adder
- 3) MUX2 to init and propagate the carry  
 ↳ or a MUX4 used as a MUX2 !!


Once all the control lines for the datapath are set, we can proceed with the control unit



Before defining a state diagram, better to solve an example timing diagram





The FSM architecture



Let's infer an example of state to resume the operation.  
 However, it is preferable to analyse how an example operation will be carried out in this datapath

$$\begin{array}{r}
 A = \overset{A_3 A_2 A_1 A_0}{1010} \quad (10) \\
 B = \overset{B_3 B_2 B_1 B_0}{0111} \quad (7) \\
 \hline
 S = 0001 \quad (1) \\
 \text{Cout} = 1
 \end{array}$$


- (A) Idle
  - (B) Load operands
- A\_Reg = 1010  
 B\_Reg = 0111  
 Sel\_Carry = 0 (let's begin with  $C_{in} = 0$ )  
 CE = 1  $\Rightarrow$  It will imply to run a 4-state counter, so that  $TC4 = 1$  when  $Q = 11$



(C) The combinational circuit has the result of the first addition

$$\begin{array}{r}
 A_0 \\
 + B_0 \\
 \hline
 S_0 \\
 \text{Cout}
 \end{array}$$

So, we have to 'save' the partial result of  $S_0$  and  $C_{out}$  and make possible that the carry be available for the next addition



(D) shift A  
 shift B  
 Sel\_Carry = 1


$$\begin{array}{r}
 + A_1 \leftarrow C_0 \\
 + B_1 \\
 \hline
 S_1 \\
 C_1
 \end{array}$$

So, now, we have to repeat (C) and (D) until all the bit are shifted and added. This is why we have the 2-bit counter. After 3 turns,  $TC4 = 1$  and the operation is finished. The only task now is to load the final result register of 5 bits and signal the END flag to indicate that the operation have finished, and a new one can be carried out.

(E) Load Result-Register  $LDS = 1$

(F) → Set the bit END = 1 to indicate with a flag that the operation is finished (which can also be done in (E))


*wrong name!!! ⇒ End of operation (EOP)*



Now, the system can be developed and tested, so that "bugs" can be found and corrected

\* Which is the operation speed of this system?

\* Test the state diagram trying to complete this example timing diagram:



⇒ Study this notes and make your own, so that you really comprehends the way the system works and how it is engineered.

⇒ There are other examples like this dedicated processor on the web to perform different operations and processes with digital informations (Chapter III)