



Designing a timer




In the $RT=1$ mode, see the 74LS122/123 classic chip, the timing period can be extended as desired because the timing period starts again every time that a Trigger signal is detected. This is the functionality of a "watch-dog" timer.

A non-retriggerable timer do not consider other trigger pulses while timing, so that always a fixed timer period is generated. (see the classic chip 74LS121)

→ let's try first, to approach the design using concepts from previous chapters

Idea of a programmable timer



The period of the time base (CLK-TB) is generated internally by the CLK-Generator circuit and is a multiple (M) of the external oscillator (CLK-OSC)

N_1 → will program the prescaler value
(2, 4, 8, ..., 256)

N_2 → will program the counter value
(1, 2, ..., 65535) ← 16 bit


For instance, if XTAL = 8 MHz and $M = 80 \Rightarrow T_{\text{CLK-TB}} = 10 \mu\text{s}$
(100 kHz)

if $N_1 = 32$, $N_2 = 125$


Timing period = $125 \text{ ns} \cdot 80 \cdot 32 \cdot 125 = 40 \text{ ms}$

if $N_2 = 3125 \rightarrow$ Timing period = $125 \text{ ns} \cdot 80 \cdot 32 \cdot 3125 = 1 \text{ s}$


Example architecture for a programmable timer




state diagrams for the control unit



TF = '0'
(Timer flag)
waiting for the assertion of the timer-flag when the timing period ends





Idea of a programmable synchronous prescaler




sel	÷
000	2
001	4
010	8
011	16
100	32
101	64
110	128
111	256

A MUX-8 is right to select a given output




Idea on the design of the CLK_Generator

The concept is obtaining squared and synchronous signals from an initial clk_osc



Chaining frequency dividers and squaring ($\div 2$) using T-FF





For instance

- $CLK_osc \rightarrow 8MHz$
- $CLK_A_SQ \rightarrow CLK_system = 1MHz$
- $CLK_B_SQ \rightarrow CLK_TB = 100kHz$
- $CLK_C_SQ \rightarrow CLK_Debouncer = 100Hz$

$Pulsed\ 2A \rightarrow 2MHz \rightarrow N_1 = 4$
 $Pulsed\ 2B \rightarrow 200kHz \rightarrow N_2 = 10$
 $Pulsed\ 2C \rightarrow 200Hz \rightarrow N_3 = 1000$

Interfacing the trigger buttons





The CLK-Debounce frequency (100Hz) is depending of the physical phenomena (clicking a mechanical button)

The CLK-system is running the dedicated processor, thus, a synchronous 1μs pulse in Q will trigger the timing operation.

So, the Pulse_Gen circuit is a FSM as follows:

Pulse_Gen
design

FSM



current-state	Q
Idle	0
Pulse	1
wait	0

D	current-state	next-state
0	Idle	Idle
1	Idle	Pulse
x	Pulse	wait
0	wait	Idle
1	wait	wait