

- Let's minimise the Gray_Bin_Converter using Minilog obtaining the tables represented in Fig. 3. Obtain **B2** as a sum of products and draw the equivalent logic circuit.
- From the tables in Fig. 3, obtain the algebraic expression of **B1** as a product of sums and draw the circuit using only NOR.

<pre> MINIMIZATION RESULT STATISTICS ===== FOUND 15 ESSENTIAL <u>PRODUCT TERMS</u> MAXIMUM FANIN: 15 TOTAL LITERAL COUNT: 64 MAXIMUM PRODUCT TERM SIZE: 4 MAXIMUM OUTPUT FUNCTION SIZE: 8 ===== AAAA BBBB 3210 3210 ===== 1--- 1... 10-- .1.. 01-- .1.. 100- ..1. 010- ..1. 001- ..1. 111- ..1. 1000 ...1 0100 ...1 0010 ...1 1110 ...1 0001 ...1 1101 ...1 1011 ...1 0111 ...1 </pre> <p style="text-align: right; color: blue;">a) SoP</p>	<pre> MINIMIZATION RESULT STATISTICS ===== FOUND 15 ESSENTIAL FACTORS IN <u>PRODUCT OF SUMS MODE</u> MAXIMUM FANIN: 15 TOTAL LITERAL COUNT: 64 MAXIMUM FACTOR SIZE: 4 MAXIMUM OUTPUT FUNCTION SIZE: 8 ===== AAAA BBBB 3210 3210 ===== 1--- 1... 11-- .1.. 00-- .1.. 111- ..1. 001- ..1. 010- ..1. 100- ..1. 1111 ...1 0011 ...1 0101 ...1 1001 ...1 0110 ...1 1010 ...1 1100 ...1 0000 ...1 </pre> <p style="text-align: right; color: blue;">b) PoS</p>
--	--

Fig. 3 Table output from Minilog when minimising the Gray_Bin_Converter Chip1. a) Sum of products (SoP), b) PoS.

- Plan and draw a hierarchical circuit using the method of decoders and the Chip2 DEC_4_16, for the functions **B2** and **B1** of the Chip1. How many files the VHDL project will contain?
- Write the VHDL code for the DEC_4_16 using a structural style (gates) (not all the code but a portion sufficient to show how the VHDL entity and architecture is organised).

Problem 2.

- Draw the symbol and the internal schematic of a 6-bit two's complement adder/subtractor and determine the range of the operands and the result. Explain how the overflow (OV) flag works.
- Perform the following operations in binary using the two's complement (2C) **6-bit** adder/subtractor from previous section 7). Check the result and deduce the Z and OV flags.

a) $(+26)_{10} + (101010)_{2C}$

b) $(101010)_{2C} - (-21)_{10}$

c) $(+18)_{10} + (101110)_{2C}$

d) $(-31)_{10} - (010110)_{2C}$

- Represent the previous operations in a timing diagram and translate it (only the stimulus section) to a VHDL test bench using a constant $Min_Pulse = 7.5 \mu s$.
- Determine the maximum speed of operation of the 6-bit 2C adder/subtractor if synthesised in a Xilinx technology Coolrunner CX2C256 CPLD that has the propagation delays shown below. Justify your calculations.

Symbol	XC2C256 CoolRunner-II CPLD Parameter	-6		Units
		Min.	Max.	
T _{PD1}	Propagation delay single p-term	-	5.7	ns
T _{PD2}	Propagation delay OR array	-	6.0	ns