PROBLEM 3. Standard procedure and solution using microcontrollers in CSD style to implement FSM. Similar circuits and applications in P10 and P12.



4, Read_in putar) to poll lead securitive in puts Wr. buf = PORTB & 11000000; Read all pin parts ur- buf 2 = (mr-buf & 0100 0000). Mask and shift cor_ INH = wer_buf 2 >> 6; lor_bif 2= (vor_buf & 10000000) Save variable values var_ CW = vor_ but 2 >> 7; End * init system () 3 7654 0 0 0 0 0 0 0 0 0 0 TRISA 1 1 0000 0: 1 TEBB PORTA PORTB • 13 12 11 MAN Q, Q, Q, Q, Q, CLK LY 5. write outputs () . buf = PORTA & Ob 1441 10001; read all port , save on used m-by2= (m-L & db \$\$ \$\$ \$\$ \$111) << 1; pins and clear pins to Par A = var buf | var buf 2; be written mr. buf2 = (vor. 2 & 06 0000 1000) << 2; vor. but = POOTB & ob 11011111; shift variables and PORTB = wor. buf | vor. buf2; mor. buf = PORTB & 06 111000001; write port in a single vor. brf2 = vor. Q & 1; 0 PORTB = vor buf 2 liver-buf; EVD

6. state logic truth table and flowchart



7. output-loge () truth table and flowchart





LORCLK_flag



Using this planning, it is straightforward to obtain the C code and the Proteus schematic copying and adapting files from another P10 example project in <u>digsys.upc.edu</u>.

In addition, this stepper motor controller can be written as another example of learning materials in:

P10. Phase #1: Stepper motor controller using an external CLK.

P12. Phase #2: Stepper motor controller using TM0 to generate CLK, as an improvement from phase #1.

Logically, even previously to μ C adaptations, the same project steeper motor controller can be organised in P6 as a canonical FSM using VHDL and EDA tools for a FPGA/CPLD target chip. A programmable <u>CLK_generator</u> can be implemented in P8 so that the motor can operate at different rotation angular speeds.