





PROBLEM 3. Standard procedure and solution using microcontrollers in CSD style to implement FSM. Similar circuits and applications in P10 and P12.




$C_1 = INH = 1$ (inhibit)
 $C_2 = INH = 0$ and $CW = 1$ (clockwise)
 $C_3 = INH = 1$ and $CW = 0$ (counterclockwise)




FSM It is like a reversible counter that counts only $9 \rightarrow 5 \rightarrow 6 \rightarrow 10 \rightarrow 9 \rightarrow \dots$ CW
 (P6 project) $\dots \leftarrow 10 \leftarrow 9 \leftarrow 5 \leftarrow 6 \leftarrow 10 \leftarrow 9$ CCW




3. RAM variables




2. Hardware-software diagram \rightarrow FSM architecture PIC adaptation




4. read_inputs() to poll level sensitive inputs



* init_system()



5. write_outputs()




6. state_logic truth table and flowchart

⇒ (only when var.CLK-flag = 1)


var.INH	var.CW	var.current.state	var.current.state*
1	x	state 9	state 9
0	1	state 9	state 5
0	0	state 9	state 10
...
1	x	state 10	state 10
0	1	state 10	state 9
0	0	state 10	state 5

* after executing the C instructions




7. output_logz() truth table and flowchart

var.current.state	var.Q	var.L
state 5	5	5
state 10	10	10
state 9	9	9
state 6	6	6



8. TMRO to generate var CLK flag




$$T_p = \left(\frac{4}{F_{osc}}\right) \cdot N_1 \cdot N_2 \cdot N_3 = \frac{1}{96 \text{ Hz}}$$

$$N_1 \cdot N_2 \cdot N_3 = \frac{1.2 \text{ M}}{96} = 12500$$

$$N_1 = 4; \quad N_2 \cdot N_3 = 3125$$

$$N_2 = 125; \quad \rightarrow \text{TMROIF every } 500 \mu\text{s}$$

$$N_3 = 25 \text{ (char clear TMRO postscaler; counter TMRO postscaler } \cdot N_3)$$



in this way TMRO can count again N2 pulses from the prescaler

software variable counter

Using this planning, it is straightforward to obtain the C code and the Proteus schematic copying and adapting files from another P10 example project in digsys.upc.edu.

In addition, this stepper motor controller can be written as another example of learning materials in:

P10. Phase #1: Stepper motor controller using an external CLK.

P12. Phase #2: Stepper motor controller using TMO to generate CLK, as an improvement from phase #1.

Logically, even previously to μC adaptations, the same project stepper motor controller can be organised in P6 as a canonical FSM using VHDL and EDA tools for a FPGA/CPLD target chip. A programmable [CLK generator](#) can be implemented in P8 so that the motor can operate at different rotation angular speeds.