



Problem 1



Let's suppose that signals propagate in some ns through the gates



looks like a glitch, but it is enough to generate a rising edge for the T\_FF


F pulse width depends on the delay between X falling edge and CLK rising edge

2.

Synchronous circuits are designed systematically as FSM and their propagation delays is predictable ( $t_{co} + 3 \cdot t_p$ )  
 Asynchronous circuits are complicated for two main reasons:

- Several CLK signals do not allow systematic design
- CLK delays in ns range can generate unpredictable, outputs and FF times may not be respected

D\_FF  
 CLK to output propagation time  
 3 levels of gates in CC2



- $t_{su}$  (setup time)  
 D input must be stable  $t_{su}$  before  $\uparrow$  CLK
- $t_{co}$  (clock to output time)
- $t_h$  (hold time)  
 D input must be stable  $t_h$  after  $\uparrow$  CLK

This circuit is not standard and its application is not clear. Simply for observing how complicated is to work with several CLK signals that depends on technologies and propagation times

Delay measurement between two signals can be implemented using canonical synchronous FSM where all FF are driven from the same CLK and the technology is not a relevant parameter if we do not have to work at the maximum frequency of operations.

3.



Plan C2 project in VHDL requires D\_FF.vhd, T\_FF.vhd, MUX\_2.vhd and the top Circuit\_P1.vhd files. For testing purposes, the testbench file Circuit\_P1\_tb.vhd is also required.

The circuit can be solved, as usual, using three methods: handwritten, Proteus and VHDL. This solution includes all the required files. The circuit works in the range of ns, where an apparent "glitch" is enough for driving the T\_FF.


Functional simulation is not giving a clear sight of what is happening in the circuit. Thus, using gate-level simulations and trying different target chips (MAX II CPLD, Cyclone IV FPGA, MAX10, FPGA, etc) may give you a better comprehension on how this circuit works.


Preparing a laboratory prototype on a protoboard, for instance using CMOS classic technology chips like in Proteus, is also interesting in this case.

This is the [circuit](#) and the timing diagram from Proteus:




This is the timing diagram from Quartus Prime project and ModelSim targeting a MAXII CPLD device ([project](#) files available in DIGSYS).






(\* Try this gate level simulation using MAXII and Cyclone IV devices

4. Simply an approximate estimation considering the architecture of the circuit.



Let's imagine that the propagation time from clk to output for a simple D.FF is similar to  $t_p$  of one gate

At the limit, we can consider that when there is a CLK rising edge, signals  $A \rightarrow B \rightarrow C$  switch in a chain, and  $C \uparrow$  also toggles F value




$$t_{pmin} \approx t_{co} + t_p + t_p + 3t_p + t_{co} + 3t_p = 23ns$$

$$f_{max} \leq 43.4 \text{ MHz}$$

Problem 2

1.




$$f_{CLK.A.SQ} = \frac{f_{Pulxd.2A}}{2} = \frac{f_{osc CLK.in}}{2 \cdot N_1} \quad N_1 = \frac{15MHz}{2 \cdot 1.2kHz} = 6250$$

$$f_{CLK.B.SQ} = \frac{f_{Pulxd.2B}}{2} = \frac{f_{Pulxd.2A}}{2 \cdot N_2} = \frac{f_{osc CLK.in}}{2 \cdot N_1 \cdot N_2} \quad N_2 = \frac{15MHz}{2 \cdot 6250 \cdot 10} = 120$$


$$\text{Number of D.FF} \rightarrow \left(\frac{1}{\log_2}\right) \cdot \log_{10}(6250) + 7 + 2 = 13 + 9 = 22$$

2.



The datapath counter is not used when Idle or when generating the alarm tone, so we don't care about RST, LD signals in some states


- Load counter → LD = 1
- Timing → LD = 0, RST = 0
- Alarm → B = 1




$r = 5$  one-hot 5 states  
 Idle  $\rightarrow 00001$   
 Load counter  $\rightarrow 00010$   
 $\vdots$   
 Stop counter  $\rightarrow 10000$

④

TC	S	current state	next state
X	0	Idle	Idle
X	1	Idle	Load counter
X	X	Load counter	Timing
X	0	Timing	Stop counter
1	1	Timing	Alarm
0	1	Timing	Timing
X	1	Alarm	Alarm
X	0	Alarm	Stop timer
X	X	Stop timer	Idle






Timing period =  $T_p = 20s = N_1 \cdot T_{clk}$   
 $N_1 = 200 \Rightarrow D_{in} = 199 = 11000111$   
 100ms




Data path is a counter-mod200 built using a chain of two Counter-mod16 and count truncation. TC is the status signal (flag) from the datapath to control the FSM.

6. Counter is loading in parallel continuously when Idle and downcounting when timing




- ⑦ Clk. generator → 22 D-FF
  - FSM → 5 D-FF
  - Data path → 8 D-FF
- 35 registers  
(1-bit D-FF memory cells)


Problem 3







⑤ read\_inputs()



write\_outputs()

