


This is an example of some ideas on the solution ①

① Equations using only NAND gates

A	B	Bin	Bout	D
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



One-bit subtractor with borrow in and out

$$\begin{array}{r}
 A \\
 - B \leftarrow \text{Bin} \\
 \hline
 \text{Bout} \leftarrow D
 \end{array}$$

For example:

$$\begin{array}{r}
 0 \\
 - 000 \\
 \hline
 000
 \end{array}$$

$$\begin{array}{r}
 0 \\
 - 101 \\
 \hline
 100
 \end{array}$$

$$\begin{array}{r}
 1 \\
 - 000 \\
 \hline
 1000
 \end{array}$$

$$\begin{array}{r}
 1 \\
 - 101 \\
 \hline
 1001
 \end{array}$$

Let's understand where the truth table came from applying some particular vectors

In this way, using blocks like this cascadable 1-bit subtractor we can implement larger circuits like the SUB_8

$$\begin{array}{r}
 11101110 \\
 - 00010111 \\
 \hline
 11010111
 \end{array}$$

$$\begin{array}{r}
 238 \\
 - 23 \\
 \hline
 215
 \end{array}$$

After this initial discussion, we can plan the solution. In ① we are asked to obtain a gate-level circuit using only NAND (structural \rightarrow equations)


In ② we have to develop the truth table itself in VHDL, so it's a behavioural description

Let's write the canonical expression firstly:

$$B_{out} = f(A, B, B_{in}) = m_1 + m_2 + m_3 + m_7$$

$$B_{out} = \overset{001}{A'B'B_{in}} + \overset{010}{A'B \cdot B_{in}} + \overset{011}{A'B \cdot B_{in}} + \overset{111}{A \cdot B \cdot B_{in}}$$

So, if we have to use only NAND: $(x+y)'' = (x' \cdot y)'$

$$B_{out} = \left((A'B'B_{in})' \cdot (A'B \cdot B_{in})' \cdot (A'B \cdot B_{in})' \cdot (A \cdot B \cdot B_{in})' \right)'$$


You can do the same procedure with the other output D.
Or, instead, you may represent the function using the maxterms:


$$D = M_0 \cdot M_4 \cdot M_5 \cdot M_6$$

And, so, in order to have only NAND $\Rightarrow (x \cdot y)'' = ((x \cdot y)')'$


$$D = (A+B+B_{in}) \cdot (A'+B+B_{in}) \cdot (A'+B+B_{in}') \cdot (A'+B'+B_{in})$$

$$D = \left((A+B+B_{in})'' \cdot (A'+B+B_{in})'' \cdot (A'+B+B_{in}')'' \cdot (A'+B'+B_{in})'' \right)'$$

$$\left(\left((A' \cdot B' \cdot B_{in}')' \cdot (A \cdot B \cdot B_{in})' \cdot (A \cdot B' \cdot B_{in})' \cdot (A \cdot B \cdot B_{in}')' \right)' \right)'$$



3



The method, having designed first the SUB_1 is pretty much the same of the 8-bit binary adder

4

A zero flag is generated when the result is 0. So, it is a special function like:

D7	D6	...	D1	D0	Z
0	0		0	0	1
0	0		0	1	0
			⋮		⋮
			1	1	0
1	1	...	1	1	0

which has only one minterm

$$Z = f(D) = m_0 = D_7' \cdot D_6' \cdot \dots \cdot D_0'$$

$$\text{or: } (m_0)'' = (D_7 + D_6 + \dots + D_0)'$$


using a single NOR

Let's see which is the result when having "negative" numbers:

$$\begin{array}{r} -7 \\ -9 \\ \hline -2 \\ ? \end{array} \Rightarrow \begin{array}{r} 00000001 \\ -00001001 \\ \hline 11111110 \\ \text{Bout} = 1 \\ 7 \end{array}$$

$$\begin{array}{r} 13 \\ -15 \\ \hline 11111110 \end{array}$$

So, \Rightarrow Neg = Bout₇ may be used as a flag.



$$\begin{array}{r}
 177 \\
 -187 \\
 \hline
 \downarrow ? \\
 \text{Neg} = 1
 \end{array}$$

$$\begin{array}{r}
 \Rightarrow \quad 10110001 \\
 - \quad 10111011 \\
 \hline
 \text{D} = \textcircled{1}11110110 \\
 \quad \quad \quad \downarrow \\
 \quad \quad \quad \text{BOV}_7
 \end{array}$$

This flag indicates that there's a wrong result