


# The problem of interfacing the keyboard encoder

PG - Part 2





matrix\_encoder = 16key\_registered

200 kHz  
100 kHz  
- 2 CLK: MCLK, SCLK  
- Peripheral to be under the control of master device (control unit, microcontroller, etc)


DA: data available flag  
D\_Ack: data acknowledged  
DR: registered data that cannot be erased until the master device has read it.

⇒ DR and DA must be synchronous with the system clock (SCLK)





This is an example of timing diagram



D-Ack may take longer than a single synchronous SCLK. This is why it can be in 'Saved data' several SCLK's