



This is an example of state diagram to control the datapath and to generate the outputs:



Trigger has to be an input with a minimum duration of T_{CLK} and a maximum duration $T \cdot T_{CLK}$, because if not, it cannot be sampled correctly or retrigger the timer because when the timing period end the signal is yet active.

⇒ Better generate a synchronous 1 CLK pulse from a debouncing circuit. (see the tutorial in P6)



• How to prevent retriggering modifying the state machine?