

Problem 1


a)

	Q_4	Q_3	Q_2	Q_1	Q_0
S_ϕ	0	0	0	0	0
S_1	1	0	0	0	0
S_2	1	1	0	0	0
S_3	1	1	1	0	0
S_4	1	1	1	1	0
S_5	1	1	1	1	1
S_6	0	1	1	1	1
S_7	0	0	1	1	1
S_8	0	0	0	1	1
S_9	0	0	0	0	1


T_{C10}
(*)

$T_{C10} = 1$ in S_9 and Up
and $\overline{CE} = 1$

or in S_0 and Down
and $\overline{CE} = 1$



FSM structure:




There are 10 states, then if coded in one-hot it is required 10 D-FF and if coded in binary it is required 4 D-FF.

c)

CE	UD-L	Current-state	next-state
0	X	S ₀	S ₀
1	1	S ₀	S ₁
1	0	S ₀	S ₉
<hr/>			
0	X	S ₁	S ₁
1	1	S ₁	S ₂
1	0	S ₁	S ₀
<hr/>			
0	X	S ₂	S ₂
1	1	S ₂	S ₃
1	0	S ₂	S ₁
<hr/>			
	⋮	⋮	⋮
0	X	S ₉	S ₉
1	1	S ₉	S ₀
1	0	S ₉	S ₈

Behavioral representation



d) Main VHDL sentences of CC2.

CC2: Process (current-state, CE) UD-L)

BEGIN

IF ((current-state = Sg) AND (CE='1') AND (UD-L=1))
 OR (current-state = S0) AND (CE='1') AND (UD-L=0) THEN
 TC20 <= '1';

ELSE

TC20 <= '0';

END IF

CASE current-state IS

When S0 =>

Q <= "00000";

When S1 =>

Q <= "10000";

When S2 =>

Q <= "11000";

When Sg =>

Q <= "00001";

END CASE

END PROCESS

e) The functional simulation is ideal
In this case the maximum frequency can be ∞ .


f)

$$f_{\max} = \frac{1}{t_{co} + N \cdot t_{pd}}$$

If CC2 has three levels of gates.

$$f_{\max} = \frac{1}{48 \text{ ns} + 3 \cdot 17 \text{ ns}} = \boxed{103'09 \text{ MHz}}$$

Problem 2



This circuit can be used to implement a Johnson counter of 4 bits


Two VHDL files will be required

$$T = (25 \text{ Hz})^{-1} \rightarrow 40 \text{ ms}$$

(1)


Problem 3

(a)





$T_{ON1} = 8 \text{ ms}$ $T_{OFF1} = 32 \text{ ms}$

(b)




Accordingly to the port pins selected,



DC
↑
W

B
↑




↑
a b c d e f g all outputs

Segments

0' → output is the default value

* allow interrupts from INTO and the Timer (TMR0)
 $\left\{ \begin{array}{l} \text{INTOIE} = 1 \\ \text{TMR0IE} = 1 \\ \text{GIE} = 1 \end{array} \right.$

(C) The TMRO hardware is as represented approximately in this picture



TMROIF when the system overflows

$$\text{Timing-period} = \left(\frac{4}{f_{osc}}\right) \cdot N_1 \cdot N_2$$

$$T_{ON_1} = 8ms = 8000 \mu s = (0.5 \mu s) \cdot N_1 \cdot N_2$$

(T_{OFF2})

64 250

$$T_{OFF_1} = 32ms = 32000 \mu s = (0.5 \mu s) \cdot N_1 \cdot N_2$$


(T_{ON2})

256 250


In this way we can load the TMRO with the same value N2=250 → TMRO = (256-250) = 6

and depending on the prescaler, the 2 periods are possible. Swaping N1 → N1=64 → TMROIF every 8ms
 N1=256 → TMROIF every 32ms

In this way the mechanism is




d








ISR() The hardware detects overflow and sets the flags which are transformed into convenient variables to run the FSM

Char → Current state variable



any ASCII value, like A,B,C,D,E





- 0 0 0 0 0 0 0 0 Blank 0x00
- 0 0 0 0 0 0 0 1 (-) 0x01
- 0 0 1 1 0 0 0 0 (:) 0x30
- 0 1 1 0 1 1 0 1 (E) 0x6D


This value will set the N₁ ↑ 64

This value will set the N₁ ↑ 256


in the ISR() when reloading the TMRO



This number might will program the prescaler of the TMRO



e



Output logic truth table

Var_DC	Current state	Var_Reg	Var_W	Var_TON	Var_TOFF
X	Idle	0x01	\emptyset	X	X
\emptyset	Start Timer	0x00	1	TON ₁	TOFF ₁
1	Start Timer	0x00	1	TON ₂	TOFF ₂
\emptyset	Wave ON	0x30	1	X	X
1	Wave ON	0x6D	1	X	X
\emptyset	Wave OFF	0x30	\emptyset	X	X
1	Wave OFF	0x6D	\emptyset	X	X
X	Stop Timer	0x00	\emptyset	X	X

state_logic() truth table

each time the loop is executed
↓

B_Flag	TMR0_Flag	Current-state	current-state ⁺
0	X	Idle	Idle
1	X	Idle	start_Timer
X	X	Start_Timer	Wave_ON
X	0	Wave_ON	Wave_ON
X	1	Wave_ON	Wave-OFF
X	0	Wave-OFF	Wave-OFF
0	1	Wave-OFF	Wave_ON
1	1	Wave-OFF	Stop_Timer
X	X	Stop_Timer	Idle

This table is for setting all the state transitions

This is the way the main program is organized → FSM

