


PROBLEM 2: This is a solution using Counter_mod16 as an up counter, MUX_16 and logic. Similar circuits can be inferred using Counter_mod16 as a down counter.



$Div = 0 \rightarrow \div 1$
 $Div = 1 \rightarrow \div 2$
 $Div = 2 \rightarrow \div 3$
 \vdots
 $Div = 15 \rightarrow \div 16$

$$T_{TC} = \frac{T_{CLK}}{16}$$





Planning using a counter up

→ Counter_mod16 with parallel load LD

TC detector combinational circuit truth table

Div	Q	clk	LD	TC
÷ 1	0000	x	clk	clk
	0001	0001	x	1
÷ 2	0001	any other	x	0
	0010	0010	x	1
÷ 3	0010	any other	x	0
	0011	any other	x	0
÷ 16	1111	1111	x	1
	1111	any other state	x	0

channel selection using a MUX




→ Truncated count when LD=1
 next state is Din = 0
 LD is programmable depending on Div

We can design this table using logic gates or using components such as MUX_16



Using logic gates →
 The circuit has 16 product terms
 $LD = Div_3 \cdot Div_2 \cdot Div_1 \cdot Div_0 \cdot Q_3 \cdot Q_2 \cdot Q_1 \cdot Q_0 \cdot CLK +$
 $+ Div_3 \cdot Div_2 \cdot Div_1 \cdot Div_0 \cdot Q_3 \cdot Q_2 \cdot Q_1 \cdot Q_0 + \dots$

alternative design using a down counter block




TC16 = 1 when UD.L = 0 and CE = 1 and Q = "0000"

* If LD = '0' → the circuit Counter, mod 16 is a fixed 1/16 frequency divider



* If Din = "0100"
LD = TC16



The system goes counting down and when Q = 0000 → TC16 = 1 → LD = 1 → Q = 0100, and so, it is a ÷5 frequency divider


⇒ In this way, it is clear that Div = Din ⇒ Programmable frequency divider

Div = 0100 → ÷5
Div = 0101 → ÷6
⋮
Div = 1111 → ÷16

and so, Div = 0001 → ÷2

→ What about ÷1 when Div = 0000?
TC = CLK

* Final circuit




When Div(3..0) = "0000"
Det.0 → '1' → Select Ch1 → TC = CLK
÷1

When Div(3..0) ≠ "0000"
Det.0 → '0'
Select Ch0 → TC = TC16
⇒ programmable divider from ÷2 to ÷16


And yet, even another alternative way using an UP counter and replacing logic circuits (gates + MUX-16) by arithmetic blocks

* For instance: $\div 10$ to infer what algorithms to use




TC16 = 1 when CE = 1 and UD.L = L and Q = 1111 (Terminal count) \rightarrow Load \rightarrow '6'


CE = 1
UD.L = 1



* This arithmetic circuit is a 4bit subtractor



$$A - B = A + (-B) = A + 2C(B)$$



* Thus, the final circuit must include a MUX.2 to detect $N=0 \rightarrow \div 1$ for bypassing the counter mod 16

