PROBLEM 3. Standard procedure and solution using microcontrollers in CSD style to implement FSM. Similar circuits and applications in P10 and P12.



4. Read_inputs() to poll level sensitive inputs



* init_system()



5. write_outputs()



6. state_logic truth table and flowchart

⇒ (only when var_CLK_flag = 1)

var_INH	var_CW	var_current_state	var_current_state+ (after executing the C instruction)
1	x	state 9	state 9
0	1	state 9	
0	0	state 9	state 5
			state 10
		⋮	⋮
1	x	state 10	
0	1	state 10	state 10
0	0	state 10	state 9
			state 6



7. output_logic( ) truth table and flowchart

var. current state	var_Q	var_L
state 5	5	5
state 10	10	10
state 9	9	9
state 6	6	6





Using this planning, it is straightforward to obtain the C code and the Proteus schematic copying and adapting files from another P10 example project in *digsys.upc.edu*.
In addition, this stepper motor controller can be written as another example of learning materials in:
P10. Phase #1: Stepper motor controller using an external CLK.
P12. Phase #2: Stepper motor controller using TM0 to generate CLK, as an improvement from phase #1.

Logically, even previously to µC adaptations, the same project steeper motor controller can be organised in P6 as a canonical FSM using VHDL and EDA tools for a FPGA/CPLD target chip. A programmable *CLK generator* can be implemented in P8 so that the motor can operate at different rotation angular speeds.