2223Q1 Exam 2 solution ideas

1 Example timing diagram.





CLK ↓ → K0, K1 → K1' = CLK2

if CLK2 ↓ → Toggles A → B

$t_{p\ CLK\ to\ B} = t_{co\ 1,2} + t_{co\ 3} + t_p =$



$t_{co} = t_{co\ DFF} + t_{p\ gate}$

$t_{p\ CLK\ to\ B} \geq 3 \cdot t_{co\ DFF} + 2 t_{p\ gate} = 105\,ns$

2.1 nF 2.1 nF

$f_{max} < 95\ MHz$

Capturing the circuit in Proteus we can develop this circuit and verify the waveforms





2. Chip3 has a different CLK, and this connection complicates the analysis and design. Besides, practically all common applications, like this one, a burst generator of 3-bit digital pattern consisting of codes “4 – 7 – 0 – 2” can be designed using the standard synchronous FSM. Instead of CD, a trigger button can generate such sequence.

D_FF.vhd, T_FF.vhd, Top_circuit.vhd are required to develop and test this device using FPGA EDA tools. Other examples in P5.

When CLK rising edge, K0 and K1 changes, and so, K1’ = CLK2, and from this new rising edge, Chip3 switches A, and finally B.

Problem 2

3. CLK_Generator



4. Counter_mod6





5. Counter_mod6



7. VHDL files, D_FF ?

⑦ * CLK_Generator (Chip2)
- Freq_div N1
- Freq_div N2
- D_FF (x2)
→ 6 + 15 + 2 = 23 D_FF

* Chip1 (version A)
encoding in binary → 3 D_FF

* Chip 3
- FSM → D_FF (2 states)
- Freq_div50 → 6 D_FF

⇨ 33 D_FF

→10 VHDL files (Chip2 version A) (+ Chip4)

6. Timer





$T_P = N . T_{CLK} \Rightarrow N = 50$



E=1 = CD → Frequency divider (counter) is kept reset (blocked)

How to replace the *Freq_divN* or the *Counter_modN*, by a shift register?

Problem 3

There are several ways to plan and conceive this application. This is only an example considering the state diagram in Fig. 5.

8. Hardware-software diagram



9. *output_logic(), write_outputs()*



The idea is counting in module 6 when rolling

var_clk_flag	var_current_state	var_D
x	Idle	Do nothing
0	Rolling	var_D ++ (module 6)
1	"	Do nothing








```
var_Buf = PORTC & 10000000;
```

var_D	var_buf2	
1	00110000	!
2	01101101	!
:	:	!
6	01011111	!

```
PORTC = var_Buf | var_Buf2;
```

This function may be executed only when there is a new var_D value

if (var_D ≠ var_D_old) ⇒ execute
else skip (do nothing)

10. Interrupts, *ISR()*



11. *State_logic()*





var_Roll_flag	var_current_state	var_current_state+
0	Idle	Idle
1	Idle	Rolling
0	Rolling	Rolling
1	Rolling	Idle



(var_CLK_flag is used by output_logic() to run the counter module6 (as a datapath))

12. LCD --- Materials for learning LCD is in [P11]

The LCD is connected in PORTD, and we can use the library of LCD functions and headers to compile applications and generate *.HEX and *.COF files.

13. TMR2 for generatin a timing period $T_P = T_{CLK} = 1/ 777\ Hz = 1287\ \mu s$



14. TMR0 for generating a tone of 2 kHz, toggle output every $T_P = 1$ ms